

# RECORD SIMULATION OF THE FULL-DENSITY SPIKING POTJANS-DIESMANN-MICROCIRCUIT MODEL ON THE IBM NEURAL SUPERCOMPUTER INC 3000

Arne Heittmann<sup>1</sup>, Georgia Psychou<sup>1</sup>, Guido Trensch<sup>2</sup>, Charles E. Cox<sup>3</sup>,  
Winfried W. Wilcke<sup>3</sup>, Markus Diesmann<sup>4</sup> and Tobias G. Noll<sup>1</sup>

March 30 2022


ACA- towards multi-scale natural-density Neuromorphic Computing

<sup>1</sup>JARA-Institute Green IT (PGI-10), Jülich Research Centre, D-52425 Jülich, Germany

<sup>2</sup>Simulation & Data Lab Neuroscience, Jülich Supercomputing Centre Jülich Research Centre, D-52425 Jülich, Germany


<sup>3</sup>IBM Research Division, Almaden Research Center, San Jose, CA 9512

<sup>4</sup>Institute of Neuroscience and Medicine (INM-6)



# NEUROMORPHIC COMPUTING

- towards advanced general purpose computing architectures



## Neuroscience

- dynamics of natural brains
- function of natural brains
- learning, plasticity, development

## Artificial General Intelligence (AGI)

- deep learning using few samples
- ability for contextual adaptation
- ability to explain decisions in natural language



## towards multi-scale natural-density neuromorphic computing


- Pilot project preparing a long-term research initiative in the application area of *Neuroscience Simulation*
- Specification of a neuromorphic computing architecture for accelerating simulation experiments



Requirements, Validation  
& Benchmarking



System Definition,  
Integration & Operation




Network Connectivity  
& Communication



Accelerated Numerics

# SCALES OF BRAIN ORGANIZATION



Sejnowski et al. (2014) Nature Neuroscience

# Trends in Neuroscience Simulation Experiments



BrainScaleS,  
Univ. Heidelberg




IBM INC 3000  
FZ-Jülich



JUQUEEN  
FZ-Jülich



K-Computer Riken



frontiers

in Neuroscience

Neuromorphic Engineering

Front. Neurosci., 20 January 2022 | <https://doi.org/10.3389/fnins.2021.728460>

**Simulating the Cortical Microcircuit Significantly Faster Than Real Time on the IBM INC-3000 Neural Supercomputer**




A. Heittmann, G. Psychou, G. Trensch, Ch.E. Cox, W.W. Wilcke, M. Diesmann, and T.G. Noll

# THE CORTICAL MICROCIRCUIT

Cerebral Cortex March 2014;24:785-806  
doi:10.1093/cercor/bhs358  
Advance Access publication December 2, 2012

## The Cell-Type Specific Cortical Microcircuit: Relating Structure and Activity in a Full-Scale Spiking Network Model

Tobias C. Potjans<sup>1,2,3</sup> and Markus Diesmann<sup>1,2,4,5</sup>



$N=77,169$  LIF point-neurons  
 $\approx 0.3 \cdot 10^9$  exp. dec. CUBA synapses  
smallest network with natural connection density  
and natural number of synapses per dendrite  
( $217 \cdot 10^6$  exc.,  $82 \cdot 10^6$  inh.)  
Random axonal propagation delays  
No plasticity  
**Simulation:** 0.1ms grid  
Exact exponential integration  
Uniform rand. lateral connection probability




Source: Tony Mosconi, Victoria Graham:  
Neuroscience for Rehabilitation  
Copyright © McGraw-Hill Education. All rights reserved.


# THE IBM INC 3000 NEURAL SUPERCOMPUTER

- Originally developed for the IBM AGI (Artificial General Intelligence) Project (IBM Research, Almaden, CA)
- Platform for development and evaluation of prototypical circuit and architecture concepts for ACA


## INC 3000



- INC board
- 27 x Xilinx XC 7Z045 SOC
- XC 7Z045 SOC
  - 200 k LUTs
  - 400 k FFs
  - 900 DSPs
  - 19.2 Mb BRAM
  - 12.5 Gb/s GTX tranceivers
  - 2 x ARM A9
- FPGA logic for Simulator, Router, and Configuration



## Communication Network



**Communication Network Topology:**

12 x 12 x 3 3D-node mesh

**Cross-sectional bandwidth:**


B = 450 Gb/s

**Worst case packet-path (betw. A and B)**


Latency T=24  $\mu$ s

- 16 x INC board
- 432 SoC Nodes

# XILINX 7Z045 SOC: THE COMPUTE NODE



# NODE SCHEMATICS, MODELS, AND DESIGN FLOW



Simulation Node Schematics




- **256-Neuron-Fascicle per Node**
- **Various Point-Neuron Models**
  - LIF, MAT2, Izhikevich, AdEx
- **Several Synapse Models**
  - CUBA- and COBA-based,
  - Exponential Decay-, Alpha-, Beta-Shaped
- **Several ODE System Solvers**
  - Exact Exponential
  - Runge-Kutta
  - Parker-Sochacki
- **Network Generation „on the fly“ during simulation run time**  
based on highly efficient PRNGs („Procedural Connectivity“)
- **Node-Synchronization by Barrier-Messages**
  - avoid spike-loss
- **Single-Float Precision Arithmetics**
- **High-Level-Synthesis Design Flow**

# ODE SOLVER

- membrane of a point-neuron (LIF)

$$\tau_m \cdot \frac{dV_q}{dt} = -(V_q - E_L) + R_M \cdot I_{M,q}$$




- lumped CUBA-synapses


- exponential decay

$$\tau_{s,x} \cdot \frac{dI_{M,q,x}}{dt} = -I_{M,q,x} + I_{S,q,x} \quad , \quad x \in \{e,i\}$$

- State-Vector update
  - exact exponential for linear ODEs



synthesized datapaths, pipelined




$$\begin{bmatrix} V_q \\ I_e \\ I_i \end{bmatrix} (t+h) \leftarrow \begin{bmatrix} r_{11} & r_{21} & r_{31} \\ 0 & r_{22} & 0 \\ 0 & 0 & r_{33} \end{bmatrix} \cdot \begin{bmatrix} V_q \\ I_e \\ I_i \end{bmatrix} (t)$$

update equation, 3 state variables per neuron




# LUMPED SYNAPSES

- network schematic



- synaptic equation



synaptic multiplicity (multapses)

pre-synaptic spike train


$$I_{S,q,x}(T) = \sum_{p \in B_x} \sum_{m=1}^{M_{q,p}} J_{q,p,m} \cdot S_p(T - D_{q,p,m})$$

synaptic delay

synaptic weight

$$S_p(t) = \sum_i \delta(t - t_{p,i})$$

- circular buffer




+ addressing by 'time' T


and 'neuron index' N




# PROCEDURAL CONNECTIVITY




- Parameters of a synapse C



C  
 D  
 W  
 N  
 ax. + dend. delay  
 weight  
 postsynaptic neuron




- example network




- (naive) memory layout on the receiving node

# PROCEDURAL CONNECTIVITY




- access latency
  - minimal time from „address valid“ to „first data out“




# NETWORK GENERATION


**Microcircuit:** connections  $C$  are defined by pseudo random numbers




weight distribution




delay distribution



- In NEST: all synapse parameters are drawn offline using pseudo-random-number generators (PRNGs)
- **Alternative approach:** implement these random number generators on-the-chip
  - re-generate the synaptic parameters „on-the-fly“, when needed
  - initial seeds define the deterministic sequence of random numbers




# PROCEDURAL CONNECTIVITY




Pseudo-Random-Number  
Generators: create  
sequences  
in parallel

## Timing



# PROCEDURAL CONNECTIVITY


- seed-lookup tables



- 96 seed-bits per presynaptic neuron
- compression factor ~ 6.5
- full connectome can be stored in the local BRAM




- RTR data path



- Walker's table-based PRNG
- 64 sampling points per CDF/PDF

Walker, A. J., "An Efficient Method for Generating Discrete Random Variables with General Distributions". ACM Transactions on Mathematical Software. 3 (3): 253–256, 1977,  
[doi:10.1145/355744.355749](https://doi.org/10.1145/355744.355749)


- RTR control loop




- latency: 3 cycles @ 150 MHz
- fully pipelined

# Gate and Memory Breakdown (LIF, CUBA)


- Overall FPGA resources




Look-up tables  
 $N_{LUT} = 218.600$




Flip-Flops  
 $N_{FF} = 437.200$




Block-RAM  
 $N_{BRAM} = 19.2 \text{ Mbit}$




- Circuit resources for CnNN




Look-up tables  
 $N_{LUT} = 23.860$



Flip-Flops  
 $N_{FF} = 32.662$




Block-RAM  
 $N_{BRAM} = 12 \text{ Mbit}$




• SNNs are memory-dominated




# LATENCY-BREAKDOWN : THE MICRO-CIRCUIT




- procedural connectivity: 20 % speedup over ext. DRAM
- Speedup X 4.06 over BRT



# TOWARDS REALISTIC NEURON MODELS



COBA compartment



## The ‘common case’

- **Linear** point-neuron dynamics
- **No dendritic tree** (galvanic interconnect)

## Computational Complexity


- ODE integration by **exponential Euler’s method**
- **High degree of parallelism**

- **Nonlinear** neuron dynamics (e.g. Izhikevich, AdEx, HH)
- **compartmental dendritic tree**, model of ‘the dendritic computational toolkit’ \*)


\*) M.London, M.Häusser,  
Annu.Rev.Neurosci. 2005;28:503-532

- ODE integration by **advanced numeric methods**
- **Limited degree of parallelism** and significant critical paths in arithmetics
- particular strategies for **stiff problems**


# TOWARDS REALISTIC NEURON MODELS



# ODE SOLVERS



# SPEED-UP FACTOR $G_{BRT}$ FOR VARIOUS MODELS



⇒ Speed-up not limited by arithmetics



**Exact Integration (applies for linear ODEs only)**

$$V(t+h) = e^{Ah} \cdot V(t)$$

**S-step Runge-Kutta Method (RK-S)**

$$k_j = f\left( t_n + h \cdot c_j ; V(t) + h \cdot \sum_{l=1}^s a_{jl} \cdot k_l \right), j=1,...,s$$


$$V(t+h) = V(t) + h \cdot \sum_{j=1}^s b_j \cdot k_j$$

**S-step Parker-Sochacki Method (PS-S)**

$$V_i(t+h) = V_i(t) + \frac{V'_i(t)}{1!} \cdot h + \frac{V''_i(t)}{2!} \cdot h^2 + \frac{V'''_i(t)}{3!} \cdot h^3 + \dots + \frac{V_i^{(s)}(t)}{s!} \cdot h^s$$

# Trends in State-of-the-Art Communication Standards

## 1-Hub latency




- Latency grows with the distance of compute-nodes
- Avoid large latencies by
  - few hubs between nodes
  - dense (3D-stacked) circuit integration
- Conceptually, highly integrated components with short physical distance could be required




# Trends in State-of-the-Art DRAM Performance

- Latency Trends



K.K.Change et al., „Understanding Latency Variation in modern DRAM Chips: Experimental Characterization, Analysis, and Optimization“, doi:10.1145/2896377.2901453 (2016)

- No significant trend in access latency reduction
- Neuromorphic Computing:
  - **Plasticity** will incur significant traffic to the memory system
  - latency issue could be solved e.g. by using an embedded DRAM technology in a dedicated accelerator circuit



# CONCLUSION



- Components in conventional HPC systems are optimized for both:  
**large data packets** and **large communication & memory bandwidth**  
→ results in **large latencies** for .... memory accesses and packet transmission
- Requirements for a future accelerated neuromorphic compute platform
  - + communication of **data packets** comprising **small size** (spikes)
  - + fully random memory access to **small data packets** (e.g. synapse parameters) with very restricted locality properties (caches won't work efficiently)
  - + **ultra-short latencies for communication and memory access**

The requirements for future NC-Platform and HPC are complementary


- New memory architecture : *near-memory computation with short memory latencies*
- Hierarchical networks with ultra-short communication latency
- *High-package density (2.5D/3D stacked silicon on interposer)*




# THE LONG-TERM GOAL: SUSTAINABLY STAY AHEAD




hybrid components  
on interposer



Integration on  
wafer-scale



stack



„Hybrid Neuromorphic-von-Neumann general purpose computing“