

# MEMRISTIVE VALENCE CHANGE MEMORY CROSS-BAR ARRAYS FOR NEUROMORPHIC COMPUTING

R. DITTMANN, S. WIEFELS, S. HOFFMANN-EIFERT, V. RANA, S. MENZEL  
PGI 7, FORSCHUNGSZENTRUM JÜLICH GMBH







LUND  
UNIVERSITY

RWTHAACHEN  
UNIVERSITY

JÜLICH  
Forschungszentrum  
*Wandel gestalten*

# Institute of Electronic Materials @ FZ Jülich




**Materials  
and phenomena**

**Devices and  
integration technology**


**Memristive  
neuromorphic  
hardware**

# Valence change memory




R. Dittmann, St. Menzel, R. Waser, *Adv. Physics* (2023)

ReRAM:  
embedded  
non-volatile  
memory




R. Dittmann, JP Strachan, *APL materials* (2019)


## 1T1R memristor cross-bar arrays




## Spatio-temporal effects in cross-bar arrays



## 1T1R memristor cross-bar arrays



## Spatio-temporal effects in cross-bar arrays



# Applications of memristor cross-bar arrays

**CMOS co-integrated memristor arrays are core blocks to serve many applications**

**Low-energy matrix multiplication "in-memory"**

→ core operation of deep learning, signal processing, etc.

**Spiking Neural Networks**



→ peripheral blocks for quasi-continuous time processing

**Associative Memories / Content Addressable Memory**


→ novel memory arrays addressed by content

**RISC-V Processors and Network-on-Chip**

→ flexible digital support and off-chip communication




Cooperation:  
Stefan van Waasen  
John Paul Strachan  
Emre Neftci







# CMOS Co-integration

TSMC 28 nm technology (X-Fab 180nm)


Process flow



Susanne Hoffmann-Eifert




# Interplay between transistors and ReRAM cells in 1T1R cells



- One-transistor-one-resistor (1T1R) structures are the basic working elements of memristive arrays.
- Transistors act as selector and current compliance
- Transistors of different sizes exhibit varying transfer characteristics, which influence the electrical properties of memristor cells.



Stefan Wiefels



Xiaohua Liu





# Intrinsic memristor voltage during SET process

Cüppers et al.  
APL Mater. 2019


10 nm Ti
3 nm TiO <sub>x</sub>
3 nm HfO <sub>2</sub>
25 nm Pt

CMOS:  
X-Fab 180nm



- Interplay of ReRAM cell and transistor analyzed using load line concept.
- Large-current transistors -> transistors work in saturation regime -> Transistors work as current compliance
- Small-current transistors -> From saturation regime to linear regime -> Transistors behave more like an ohmic resistor



# Incremental step pulse programming scheme for multilevel switching




SET algorithm with program verify and incrementally increasing gate voltage applied to 1T1R samples

# Statistical results



## Evolution of the voltage division in 1T1R structure and correlation with transistor characteristics



Cüppers et al.  
APL Mater. 2019







CMOS:  
X-Fab 180nm



- The statistics of the 200-cycle SET algorithm test for 1T1R structures
- Voltage over ReRAM cell ( $V_{MEM,SET}$ ) stays around 0.7 V.
- $V_{1T1R}$  affects the voltage over the transistor ( $V_{TR,SET}$ ). → High  $V_{1T1R}$  puts more stress to the transistor, but low  $V_{1T1R}$  might shift the switching characteristics to the voltage limited regime

# Statistical results

## Impact of transistor characteristic and biasing conditions on 1T1R structures



Decreasing transistor  $W/L$  ratio

95 percentile

75 percentile



25 percentile

5 percentile


- Lower  $V_{1T1R}$  or lower  $W/L$  both shift the switching path away from the saturation regime, towards the ohmic / linear regime
  - More SET variability due to worse current control

# Matrix array characterization

## VMM demo on memristor array




- 64 ch DAC: 200 MS/s, 16 bits → fast (100 ns) CC
- 32 ch ADC: 100 MS/s, 16 bits → / amp, 1  $\mu$ A-10 mA



## 1T1R memristor cross-bar arrays



## Spatio-temporal effects in cross-bar arrays






# Valence change memory

Thermally accelerated ion drift and diffusion



Stephan Menzel




S. Menzel et al., Adv. Funct. Mater. (2011)

## JART VCM v1b model

<https://www.fz-juelich.de/en/pgi/pgi-7/research/research-groups-1/ag-menzel/jart-model>




# Memristive arrays for computing in memory



Daniel Schön



# Crossbar array model



## Electrothermal equations

Transient heat transfer equation

$$\rho_m C_p \frac{\partial T}{\partial t} - \nabla k \nabla T = \mathbf{j} \cdot \mathbf{E}$$

Current continuity equation

$$\nabla \cdot \mathbf{j} = -\nabla \sigma \nabla \phi = 0$$

## Switching mechanism: JART VCM v1b

Variable electrical conductivity



$$\sigma_{\text{disc/plug}}(N_{\text{disc/plug}}) = e z_{V_O} N_{\text{disc/plug}} \mu_n$$

Oxygen vacancy concentration

$$\frac{dN_{\text{disc}}}{dt} = -\frac{I_{\text{ion}}(N_{\text{disc}}, V_{\text{disc}}, T_{\text{disc}})}{z_{V_O} e A l_{\text{disc}}}$$




# Origin of thermal crosstalk



Temperature matrix [K]

Bottom electrode	1	2	3	4	5
1	351	379	404	375	344
2	391	448	520	438	376
3	465	598	943	565	413
4	398	463	550	453	382
5	360	400	449	396	353
	1	2	3	4	5
	Top electrode				



→ Heat transport via electrodes to adjacent devices

→ Additional heat contribution due to Joule heat of the line

# Thermal crosstalk for different distances



Thermal resistance

$$T_{sel} = T_0 + R_{th}P_{sel}$$

Heat transfer coefficient

$$T_{ij} = T_0 + \alpha_{ij}R_{th}P_{sel}$$



$$\alpha_{ij} = \frac{\Delta T_{ij}}{\Delta T_{sel}}$$



→ Joule heat of line is encoded in alpha value






→ Thermal crosstalk relevant for very spacings <100nm

# Crosstalk in 1x3 line arrays



- Gradual switching in adjacent cells
- Synaptic potentiation in adjacent cells due to Thermal Crosstalk
- RESET operation: Process is reversed → depression

# Thermal accumulation effect



# Thermal Accumulation Effect in one Cell: SET









Illustration of thermal accumulation effect simulation



cumulative pulse time (CPT) = area under graph



# Thermal Accumulation Effect in one Cell: RESET








Illustration of thermal accumulation effect simulation






→ Frequency-dependent switching due to thermal accumulation effect

# Spatio-Temporal Correlations in a 1x3 Line Array



Schön et al., Adv. Function. Mater. 33 (22), 2213943 (2023)



→  $T$  as second state variable is transferred to surrounding cells






# Summary

## 1T1R elements in memristor crossbar arrays

- ✓ Successful CMOS integration of memristors on 180nm X-Fab and 28nm TSCM
- ✓ Interplay between memristor and transistor  $\Rightarrow$  design rules for 1T1R blocks
- ✓ Programming algorithm for analog programming  $\Rightarrow$  demonstration of VM multiplication

## Spatio-temporal effects in memristor arrays

- ✓ Thermal correlation effects (crosstalk) occur **below 100-200 nm** due to heat transport along metal electrodes
- ✓ **Thermal accumulation** effects if pulse length and delays are below the thermal time constant
- ✓ **Spatial-temporal thermal effects** occur for small distances and delays below the thermal time constant  $\Rightarrow$  learning in memristor networks



# Great thanks to the team @ PGI-7



contact: [r.dittmann@fz-juelich.de](mailto:r.dittmann@fz-juelich.de)

## Cooperations:

Stefan van Waasen, Christian Grewing, Andre Zambanini (PGI-4)  
John Paul Strachan, Michael Schiek (PGI-14)  
Emre Neftci (PGI-15)